Inventors:
Richard G. Pechter - Escondido CA
Ronald Selkovitch - Ramona CA
Quoanh W. Tsy - San Diego CA
William C. Woolf - San Diego CA
Assignee:
NCR Corporation - Dayton OH
International Classification:
G06F 1200
Abstract:
A computer memory prefetch architecture for accelerating the rate at which data can be accessed from memory and transmitted to a processor when successive addresses are numerically consecutive. Upon the identification of a consecutive address sequence, the succession of real addresses are generated directly by a counter. The memory of the computer system is partitioned into odd and even banks which are selectively addressed using the odd and even segments of the address generated in the counter. Output data from each memory bank is stored in a corresponding register operable to transmit the data entered therein during a previous memory address cycle while the anticipated next address data is written into the other register. The prefetch architecture may be meaningfully used to accelerate the access rate of a memory shared by multiple processors.
