Inventors:
Tushar Gheewala - Los Altos CA
Rustam Mehta - Sunnyvale CA
Prab Varma - Mountain View CA
Assignee:
CrossCheck Technology, Inc. - San Jose CA
International Classification:
G01R 3100
G01R 3102
Abstract:
A storage element for testing delay paths in integrated circuits is described. The storage element may be used in integrated circuits having matrices of probe and sense lines. The storage element generates a logic transition on an input to a delay path, the logic transition being closely synchronized with a clock signal. The storage element comprises a data input and a data output coupled to the input to the delay path. A master latch receives data from the data input through a first switch, the first switch being controlled by the complement of the clock signal. A slave latch receives data from the master latch through a second switch, the second switch being controlled by the true of the clock signal. A first sense input loads a first logic state into the master latch through a third switch, the first sense input being coupled to one of the IC's sense lines. The third switch is controlled by one of the IC's probe lines.