Search

Martin Parley Phones & Addresses

  • Portland, OR
  • 2443 Torrejon Pl, Carlsbad, CA 92009 (858) 414-1361
  • 6871 Ballena Way, Carlsbad, CA 92009
  • 6971 Ballena Way, Carlsbad, CA 92009
  • 1688 Sunnyside Ave, San Marcos, CA 92078
  • 309 Solana Hills Ct, Solana Beach, CA 92075 (858) 350-8365
  • 7102 43Rd Ave, Glendale, AZ 85301
  • Eureka, CA
  • San Diego, CA

Publications

Us Patents

Assembly For Optical Backside Failure Analysis Of Wire-Bonded Device During Electrical Testing

View page
US Patent:
20120286818, Nov 15, 2012
Filed:
May 11, 2011
Appl. No.:
13/105732
Inventors:
Himaja H. Bhatt - Cardiff by the Sea CA, US
Martin E. Parley - Carlsbad CA, US
Assignee:
QUALCOMM INCORPORATED - San Diego CA
International Classification:
G01R 31/00
US Classification:
32475602
Abstract:
Systems, methods, devices, and computer program products are described for allowing optical backside failure analysis of a wire-bonded semiconductor device concurrent with electrical testing of the device. For example, a semiconductor device is prepared and mounted in the optical testing subsystem, such that a circuit region of the device is exposed to an optical testing environment, and an analog to the original array of the device is presented via the optical testing subsystem as a derived array. The electrical testing subsystem converts the derived array to a test array, and presents the test array in a way that is physically and electrically compatible with a test socket of an electrical testing environment. By coupling the electrical testing subsystem with the optical testing subsystem, a pin-to-pin coupling may be effectuated between the test array of the test socket and bonding locations on the device corresponding to the device's original array.

Assembly For Optical Backside Failure Analysis Of Flip-Chips During Electrical Testing

View page
US Patent:
20140167804, Jun 19, 2014
Filed:
Dec 17, 2012
Appl. No.:
13/717245
Inventors:
- San Diego CA, US
Martin E. Parley - Carlsbad CA, US
Assignee:
QUALCOMM INCORPORATED - San Diego CA
International Classification:
G01R 1/04
US Classification:
32475602
Abstract:
A method and apparatus for testing a digital device. An apparatus for facilitating testing a digital device comprises a flat-top socket and a flat-top carrier board. The flat-top socket has a recess for accepting a carrier board, the recess having electrical contacts disposed in a pattern matching a pattern on a digital device. The flat-top carrier board also has a pattern of electrical contacts that match those on a digital device. A further embodiment provides an apparatus for facilitating testing of a digital device. The apparatus includes a digital device electrically and mechanically attached to a flip-chip carrier and also includes a flip-chip socket having an interface for connecting with the flip-chip carrier and an existing socket.

Assembly For Optical Backside Failure Analysis Of Package-On-Package (Pop) During Electrical Testing

View page
US Patent:
20140159758, Jun 12, 2014
Filed:
Dec 12, 2012
Appl. No.:
13/712634
Inventors:
- San Diego CA, US
Martin E. Parley - Carlsbad CA, US
Martin L. Villafana - Bonita CA, US
Assignee:
QUALCOMM INCORPORATED - San Diego CA
International Classification:
G01R 1/04
US Classification:
32475408, 32475602
Abstract:
A method and apparatus for testing a package-on-package digital device is provided. The method includes the steps of: affixing a top device onto a wing board; affixing a bottom device onto the wing board; connecting the top side solderballs of the bottom package to the bond fingers of the wing board. The wing board is then mounted onto a flat top socket. Once the mounting has been completed, the testing begins, and may use a solid immersion lens or optical diagnostic tool. The configuration of the flat top socket and wing board allows the optical diagnostic tool full access to the bottom device for the testing process and failure analysis.
Martin E Parley from Portland, OR, age ~46 Get Report