Search

Anton G Salecker

from Clifton Park, NY
Age ~80
Get Report
Also known as:
Anton J Salecker
Phone and address:
13 Crestmont Dr, Clifton Park Center, NY 12065
(518) 371-3905
Related to:
Marc E Muzio, 44Amanda E Muzio, 46Shana M Salecker, 51Jenet N Marra, 46Nicolino Marra, 47Benjamin M Marra, 51Barbara A Salecker, 78Michele A Muzio, 66Isidoro Marra, 74Caterina E Marra, 43
Connected to:
Angela M Salee, 51Angelica D Saleeba, 54Ashraf M Saleeb, 53Barbara A Saleeba, 69Danny J Saleeba, 43John J Saleeba, 62Kathy A Saleeba, 68Mary G Saleeb, 69Douglas E Saleeby, 71Jeff M Saleeby, 68

Anton Salecker Phones & Addresses

  • 13 Crestmont Dr, Clifton Park, NY 12065 (518) 371-3905
  • Castleton on Hudson, NY
  • Albany, NY
  • Guilderland Center, NY

Work

Position: Administration/Managerial

Education

Degree: Associate degree or higher

Emails

b***[email protected]

Publications

Us Patents

System And Method For Model-Based Verification Of Local Design Rules

View page
US Patent:
55597181, Sep 24, 1996
Filed:
Apr 28, 1994
Appl. No.:
8/234410
Inventors:
Allen Baisuck - San Jose CA
Richard L. Fairbank - Schenectady NY
Walter K. Gowen - Troy NY
Jon R. Henriksen - Latham NY
William W. Hoover - Ballston Lake NY
Judith A. Huckabay - Union City CA
Eric Rogoyski - Los Gatos CA
Anton G. Salecker - Clifton Park NY
Assignee:
Cadence Design Systems, Inc. - San Jose CA
International Classification:
G06F 1750
US Classification:
364491
Abstract:
A system for model-based verification of local design rules comprises a processing unit, a verification database wherein a cell reference graph representing an integrated circuit design as a hierarchical collection of cells is stored, a verification function memory wherein a verification function is stored, a friendly worklayer memory, and an unfriendly worklayer memory. Each cell can include shape models and references to lower-level cells. The processing unit first verifies each cell in the cell reference graph that does not reference any lower-level cells, after which the processing unit verifies each cell for which all lower-level cells referenced have been previously verified. During the verification of a selected cell, the processing unit determines whether models in the selected cell interact with other models in the selected cell or with any lower-level cell. Interacting models are referred to as being "unfriendly," and non-interacting models are referred to as being "friendly.

Architecture And Method For Data Reduction In A System For Analyzing Geometric Databases

View page
US Patent:
54407206, Aug 8, 1995
Filed:
Sep 20, 1993
Appl. No.:
8/124330
Inventors:
Allen Baisuck - San Jose CA
Richard L. Fairbank - Schenectady NY
Walter K. Gowen - Troy NY
Jon R. Henriksen - Latham NY
William W. Hoover - Ballston Lake NY
Judith A. Huckabay - Union City CA
Eric Rogoyski - Los Gatos CA
Anton G. Salecker - Clifton Park NY
Assignee:
Cadence Design Systems, Inc. - San Jose CA
International Classification:
G06F 1750
US Classification:
395500
Abstract:
A method and apparatus to enable the size reduction of geometric databases used in the analysis of integrated circuit layouts. The results of design rule analysis on the groups of polygon shapes comprising the integrated circuit layout are stored as either in-group results or override results in a dedicated result register memory. In-group results are design rule analysis results which contain only shapes contained in the group being analyzed. Override results are additional shape models produced when the spatial relationship between the shapes in the group being analyzed and shapes in lower level groups invalidate the results previously obtained for those lower level groups. The data base structure is created using a general purpose computer consisting of a CPU connected to a plurality of memories along a common data bus.
Control profile
Anton G Salecker from Clifton Park, NY, age ~80 Get Report